Data Objects

Copyright (c) 2025 - 2011 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".
Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using OpenOffice and Octave.

Data Objects

Data Objects (1)

An object in VHDL is a <u>named item</u> that holds the <u>value</u> of a specific <u>data type</u>.

There are <u>four types</u> of <u>data objects</u> in VHDL:

- Signals
- Constants
- Variables
- File

For describing logic circuits, the most important data objects are signals.

They represent the logic signals (wires) in the circuit.

Data Objects (2)

Data Object

- Value of a specific data type
- Operators

a **type** defines a set of <u>values</u> that an object can assume and a set of <u>operations</u> that can be performed on objects of that type.

Classes of Data Objects

- Constant no change
- Variable change without any delay
- Signal change with a certain or delta delay
- File

Classes of Data Objects

To model the behavior of a circuit

Constant – no change

<u>static</u>: local to process, be held until the next process call can be declared in processes, procedures, functions, architectures

Variable – change without any delay

<u>dynamic</u>: not be held from one call to the next <u>must</u> be declared <u>inside</u> a process

Represents wires in the schematic of a circuit

Signal – change with a certain / delta delay
 must be declared <u>outside</u> a process

Signal Data Object

Signal Data Object (1)

The signal represents interconnection wires between ports

it may be declared in the declaration part of packages entities architectures blocks

The signal declaration is

signal signal name: signal type;

Signal assignment: <=

https://surf-vhdl.com/vhdl-syntax-web-course-surf-vhdl/vhdl-types-of-data-object/

11/06/2025

Signal Data Objects (2)

An object in VHDL is a named item

A signal is an object that holds the <u>current</u> and possible <u>future values</u> of the <u>object</u>.

signals occur as inputs and outputs in port descriptions, as signals in architecture, etc.

Signal Data Objects (3)

Where can signal data objects be declared?

entity <u>declaration</u> (port input, output) <u>declarative section</u> of an <u>architecture</u>

cannot be in a process

```
entity nand2 is
port (A, B: in bit;
        C : out bit );
end entity nand2;
```

```
architecture dataflow of nand2 is
signal S: bit;
begin
S <= A and B;
C <= not S;
end architecture dataflow;
```

Signal Declaration

```
How to declare a signal?

signal signal_name: signal_type [:= initial_value];

examples:

signal status: std_logic := '0';

signal data: std_logic_vector (31 downto 0);
```

Signal Assignment

A signal assignment <u>schedules</u> a new value to occur at some future time.

The <u>current</u> <u>value</u> of the signal is <u>never</u> <u>changed</u>.

If <u>no</u> specific <u>value</u> of <u>time</u> is specified the default time value is infinitesimally <u>small value</u> of <u>time</u> into the future called <u>delta time</u>.

Signals are assigned using the "<=" operator. e.g.

```
X1 <= '1' after 10ns;

SR1 <= 5 after 5ns;

X2 <= '0' after 10ns, '1' after 20ns, '0' after 30ns;

X5 <= '1';
```

Signal Example

```
architecture sarch of sent is
    signal trigger, result : integer := 0;
begin
    process
         signal sig1: integer := 1;
         signal sig2: integer := 2;
         signal sig3: integer := 3;
    begin
         wait on trigger;
         sig1
                       sig2 ;
                       sig1 + sig3 ;
         sig2
                       sig2;
         sig3
                       sig1 + sig2 + sig3;
         result
    end process
end sarch
```

Variable Data Object

Variable Data Object

The variable locally stores temporary data and it is used <u>only inside</u> a sequential statement

```
process
function
procedures
```

The variable is visible <u>only inside</u> processes and subprograms in which it is declared.

The variable declaration is

variable variable_name : variable_type;

Variable assignment: :=

https://surf-vhdl.com/vhdl-syntax-web-course-surf-vhdl/vhdl-types-of-data-object/

Variable Data Objects (1)

Variables are used to hold temporary data.

Where to declare a variable?

within the processes, functions and procedures in which they are used

How to declare a variable?

variable variable_name : variable_type [:= initial_value];

Examples:

```
variable address : bit_vector (15 downto 0) := x"0000";
variable index : integer range 0 to 10 := 0;
```

Variable Assignment

```
In contrast to signal assignment, a variable assignment <u>takes effect immediately</u>.
```

Variables are assigned using the ":=" operator. e.g.

```
A := '1';

ROM_A(5) := ROM_A(0);

STAR_COLOR := GREEN;
```

Variable Example

```
architecture varch of vent is
    signal trigger, result : integer := 0;
begin
    process
         variable var1: integer := 1;
         variable var2: integer := 2;
         variable var3: integer := 3;
    begin
         wait on trigger;
         var1 := var2;
         var2 := va1 + var3;
         var3 := var2;
         result <= var1 + var2 + var3;
    end process
end varch
```

Constant Data Object

Constant Data Object

The constant names <u>specific values</u> to make the model better documented and easy to update.

The constant can be declared in <u>all</u> the declarative VHDL statement, sequential concurrent

that means it may be declared in the declaration section of

packages entities architectures processes subprograms blocks

The constant declaration is

constant constant_name : constant_type := value;

https://surf-vhdl.com/vhdl-syntax-web-course-surf-vhdl/vhdl-types-of-data-object/

Constant Data Objects

A constant is an <u>object</u> which is <u>initialized</u> to a specific value when it is created, and which <u>cannot</u> be subsequently <u>modified</u>.

Where can constants be declared?

<u>Declarative section</u> of an architecture <u>Declarative section</u> of a process

How to declare a constant?

```
constant constant_name : constant_type [:= initial_value];
```

examples:

```
constant yes : boolean := TRUE;
constant msb : integer := 5;
```

File Data Object

File Data Object

The File type is used to access File on disk.

It is used only in <u>test bench</u>; in fact File type cannot be implemented in hardware.

In order to use the FILE type
you shall include the TextIO <u>package</u>
that contains all <u>procedures</u> and <u>functions</u>
that allow you to <u>read</u> from and <u>write</u> to formatted text files.

Input ASCII files are handled as <u>file</u> of <u>lines</u>, where a <u>line</u> is a <u>string</u>, terminated by a <u>carriage return</u>.

TextIO package declares a type line used to hold

a line read from an input file a line to write to an output file

https://surf-vhdl.com/vhdl-syntax-web-course-surf-vhdl/vhdl-types-of-data-object/

File Examples

```
process_write_file : process(...)
file file_name write
                            : text; -- declare file
variable row
                            : line: -- line to access file
variable integer value
                            : integer; -- integer value write to file
begin
     -- open file write mode
     file open(file name write, "file to write.txt", write mode);
     -- write line from file and then write integer value
     writeline(file name write, row);
     write(row, integer value);
end process process_write_file;
```

https://surf-vhdl.com/vhdl-syntax-web-course-surf-vhdl/vhdl-types-of-data-object/

Write

write procedure writes data to a line variable without automatically appending a <u>new line</u> character.

It allows for building up a line of text by <u>concatenating</u> multiple write calls before finally writing the complete line to a file.

```
-- Example using write
variable my_line : line;
write(my_line, "Hello");
write(my_line, "World!");
-- The content of my_line is now "Hello World!"
```

WriteIn

writeline procedure writes the content of a <u>line variable</u> to a specified text file and automatically appends a line feed (<u>LF</u>) character, effectively moving the cursor to the <u>beginning</u> of the next line in the file.

```
-- Example using writeline
variable my_line : line;
file output_file : text open write_mode is "output.txt";

write(my_line, "This is a line.");
writeline(output_file, my_line); -- Writes "This is a line." followed by a new line

file output_file : text; -- declare file
    file_open(output_file, "output.txt", write_mode);
```

ReadIn

readline procedure is used to read an entire line of text from a file and store it into a variable of type LINE.

The LINE type is a pre-defined access type (pointer) to a string, effectively acting as a buffer for the line's content.

```
readline(File_Variable, Line_Variable);

variable my_line : line;
readline(input_file, my_line);
-- Reads a line from 'input_file' into 'my_line'
```

Read

read procedure is used to extract specific data elements (like integers, characters, strings, etc.) from a LINE variable and assign them to a VHDL variable of the corresponding type.

You call read multiple times on the same LINE variable to extract different data elements within that line.

```
Syntax: read(Line_Variable, Data_Variable);
```

```
variable my_line : line;
variable my_integer : integer;
variable my_char : character;

readline(input_file, my_line);
read(my_line, my_integer);
read(my_line, my_char);
-- Then, read an integer from that line
-- And then, read a character from the same line
```

Data Types

Types of Signal, variable, constant objects

The type of a signal, variable, or constant object specifies:

the <u>range</u> of values it may take the <u>set of operations</u> that can be performed on it.

The VHDL language supports a <u>predefined standard set</u> of <u>type definitions</u> the <u>definition</u> of <u>new types</u> by users.

8 types commonly used:

bit

bit_vector

integer

boolean

array

enumeration

std_logic

std_logic_vector

Bit and Bit_vector

```
Bit type has two values, '0' and '1'.

Example:

signal a : bit := '0';

variable b : bit ;

Bit_vector is an array where each element is of type bit.

Example:

signal c : bit_vector (3 downto 0) := "1000"; -- recommended signal d : bit_vector (0 to 3) := "1000";
```

Integer type

INTEGER type represents positive, negative numbers and 0.

By default, an INTEGER signal has 32 bits and can represent numbers from -2^{31} to 2^{31} -1.

The code does not specifically give the number of bits in the signal.

Integers with fewer bits than 32 can be declared, using the RANGE keyword.

Example:

signal x: integer range -128 to 127;

This defines x as an <u>eight-bit signed</u> number.

Boolean type

```
An object of type BOOLEAN can have the values TRUE or FALSE, where TRUE is equivalent to 1 and FALSE to 0. Example:
```

signal flag: boolean;

constant correct : boolean := TRUE;

Enumeration type

An ENUMERATION type is defined by <u>listing</u> all possible values of that type.

All of the values of an enumeration type are user-defined.

```
type enumerated_type_name is (name {, name});
```

The most common example of using the ENUMERATION type is for specifying the states for a finite-state machine.

Example:

```
type State_type is (stateA, stateB, stateC);
signal y : State_type := stateB ;
```

When the code is translated by the VHDL compiler, it automatically assigns <u>bit patterns</u> (codes) to represent <u>stateA</u>, <u>stateB</u> and <u>stateC</u>.

Array type

```
ARRAY types group
one or more <u>elements</u> of the same type together
as a single object.
type array type name is array (index range) of element type;
type byte is array (7 downto 0) of bit;
type word is array (15 downto 0) of bit;
type memory is array (0 to 4095) of word;
signal program counter: word := "0101010101010101";
variable data memory: memory;
  To refer individual elements of array:
       program counter(5 downto 0)
                                       accesses the 6 LSBs of program counter.
       data memory(0)
                                       accesses the first record in memory.
```

Standard Logic Data Type

```
std_logic
std_ulogic

std_logic_vector
std_ulogic_vector
```

std_logic (1)

std_logic represents a single digital signal — similar to a wire carrying a bit.

unlike the <u>basic</u> bit type (only '0' and '1'), std_logic supports *nine* distinct values to model real-world digital behavior.

std_logic value

'U',	uninitialized
'Χ',	unknown
'O',	forcing 0
'1' ,	forcing 1
'Z',	high impedance
'W',	weak unknown
'L',	weak 0
'H',	weak 1
4_7	don't care

MicroSoft Copilot : vhdl std_logic

std_logic (2)

Why Use std_logic?

Simulation accuracy:

Models real-world conditions like floating signals ('Z') or unknown s tates ('X').

• Synthesis compatibility:

Widely supported by synthesis tools.

Design clarity:

Helps identify issues like uninitialized signals ('U') during simulation.

Use std_logic_vector for multi-bit signals.

Convert between types using functions like to_stdlogicvector() or to_integer() depending on your library.

MicroSoft Copilot: vhdl std_logic

std_logic (3)

std_logic is essentially
a resolved subtype of std_ulogic,

meaning it can <u>handle</u>
<u>multiple drivers</u> on a <u>signal</u> line
using a resolution function.

this makes it ideal for modeling real-world digital circuits where multiple sources might drive the same signal. Supports multiple logic states:

Useful for simulation and debugging.

Resolved type:

Automatically resolves conflicts when multiple drivers are present.

Used in synthesis and simulation:

Compatible with most synthesis tools and simulators.

MicroSoft Copilot: vhdl std_logic definition

std_logic and std_logic_vector (1)

std_logic provides more flexibility than the bit.

To use, you must include the two statements:

```
library ieee;
use ieee.std logic 1164.all;
```

std_logic_vector type represents an <u>array</u> of std_logic objects.

https://sustechvhdl.readthedocs.io/lecture/chapter2.html#id1

std_logic and std_logic_vector (2)

Example

```
signal x1, x2, Cin, Cout, Sel : std_logic;
signal C : std_logic_vector (1 to 4);
signal X, Y, S : std_logic_vector (3 downto 0);
std_logic objects are often used in logic expressions.

std_logic_vector objects can be used
as binary numbers in arithmetic circuits
by including in the code the following statement

To use std_logic
use ieee.std_logic_signed.all; or
use ieee.std_logic_unsigned.all; use ieee.std_logic_1164.all;
```

https://sustechvhdl.readthedocs.io/lecture/chapter2.html#id1

std_logic vs. bit

VHDL is a strongly type-checked language.

Even for objects that intuitively seem compatible, like bit and std_logic, one <u>cannot</u> be <u>assigned</u> to another.

```
use std_logic and std_logic_vector types (Recommendation)
```

the bit type is defined in the STANDARD package, which is implicitly available in all VHDL designs.

```
library std;
use std.standard.all

type bit is ('0', '1');
```

https://sustechvhdl.readthedocs.io/lecture/chapter2.html#id1

```
library ieee;
use ieee.std logic_1164.all;
type std ulogic is
  'U'.
          -- uninitialized
  'X'. -- unknown
  '0'.
          -- forcing 0
          -- forcing 1
          -- high impedance
  'Z'.
  'W'.
        -- weak unknown
  'L'. -- weak 0
  'H', -- weak 1
          -- don't care
);
```

```
SUBTYPE std_logic IS resolved std_ulogic;
```

std_logic and std_ulogic (1)

```
std_logic type is <u>not</u> a <u>basic</u> type
but a <u>subtype</u> defined in the IEEE standard
std_logic_1164 package.
```

The source code for this standard defines an <u>unresolved base</u> type std_ulogic and then uses a resolution function to create the final std_logic <u>subtype</u>.

SUBTYPE std_logic IS resolved std_ulogic;

std_logic and std_ulogic (2)

std_ulogic (Unresolved Logic)

a type where <u>multiple drivers</u> on a signal would result in an <u>error</u> during elaboration, as it lacks a built-in resolution mechanism.

SUBTYPE std_logic IS resolved std_ulogic;

std_logic (Standard Logic)

a resolved subtype of std_ulogic.

it includes a <u>predefined</u> resolution function

Also named "resolved" in the IEEE.std logic 1164

a <u>predefined</u> <u>resolution</u> function defines how conflicting values from <u>multiple drivers</u> are combined into a <u>single</u>, <u>resolved</u> value.

For instance,

if one driver attempts to set a std_logic signal to '0' and another to '1', the resolution function determines the outcome (which might be 'X' for unknown, or based on a defined priority).

std_logic and std_ulogic (3)

std_ulogic (Unresolved Logic)

- -- from an implementation of the IEEE 1164 package
- -- the base, unresolved logic type

```
TYPE std_ulogic IS (
'U', -- Uninitialized
'X', -- Forcing Unknown
'0', -- Forcing 0
'1', -- Forcing 1
'Z', -- High Impedance
'W', -- Weak Unknown
'L', -- Weak 0
'H', -- Weak 1
'-' -- Don't Care
);
```

std_logic (Standard Logic)

- -- the resolution function that determines the final value
- -- when multiple drivers conflict.

```
FUNCTION resolved (s : std_ulogic_vector)

RETURN std_ulogic;
```

- -- The std_logic subtype,
- -- which uses the resolution function.

SUBTYPE **std_logic** IS resolved **std_ulogic**;

std_ulogic

std_ulogic is the underlying enumerated type, which defines the nine possible logic states.

A signal of this type cannot have <u>multiple drivers</u>, and the simulator will report an <u>error</u> if they occur.

The <u>initial</u> value for any std_ulogic signal is 'U' (Uninitialized) because it is the <u>first value</u> in the <u>enumeration</u>.

```
TYPE std ulogic IS (
  'U',
                          → default
         -- Uninitialized
  'X'.
          -- Forcing Unknown
  '0',
         -- Forcing 0
  '1',
          -- Forcing 1
  'Z',
         -- High Impedance
  'W',
         -- Weak Unknown
  'L',
         -- Weak 0
  'H',
         -- Weak 1
  1_1
          -- Don't Care
);
```

Subtype std_logic (1)

std_logic is the final subtype

The resolved keyword automatically <u>associates</u> the resolved function with this <u>subtype</u>,

to handle <u>multiple drivers</u> gracefully.

the resolved keyword is used in the declaration of a subtype

to indicate that a resolution function should be applied

when <u>multiple drivers</u> are connected to a <u>signal</u> of that <u>subtype</u>.

Google AI Overview

SUBTYPE std_logic IS resolved std_ulogic;

Subtype std_logic (2)

The std_logic subtype is defined as a <u>resolved version</u> of std_ulogic,

the resolution function is automatically called whenever a <u>signal assignment</u> occurs.

SUBTYPE std logic IS resolved std ulogic;

- -- the resolution function that determines the final value
- -- when multiple drivers conflict.

FUNCTION resolved (s: std_ulogic_vector) RETURN std_ulogic;

- -- the std logic subtype,
- -- which uses the resolution function.

Resolution steps

When <u>multiple sources</u> drive a <u>std_logic</u> signal, the VHDL simulator performs these steps:

<u>Collects</u> all <u>driver values</u>: It gathers all the values s: std_ulogic_vector that are being driven onto the signal by different processes.

Calls the resolution function: It <u>passes</u> the collection of values resolved (s) (as a std_ulogic_vector) to the internal resolved function.

Applies the table: The resolved function <u>iterates</u>

through the input vector, using the stdlogic_table

to resolve the final value.

result := resolution_table(result, s(i));

Returns the resolved value: The final single std_ulogic value from the resolution table is returned and assigned to the std_logic signal.

This entire process is <u>transparent</u> to the VHDL developer, who only needs to <u>declare</u> and <u>use</u> the <u>std_logic</u> type.

The function resolved (1)

the function resolved

takes an <u>array</u> of std_ulogic values (representing <u>all the drivers</u> on a signal)

returns a <u>single std_ulogic</u> value according to a predefined resolution table.

for example, if one driver is '0' and another is '1', the resolution function returns 'X' (Unknown).

```
FUNCTION resolved (s : std_ulogic_vector)

RETURN std_ulogic;
```

```
in the function body of resolved
...
result := resolution_table(result, s(i));
...,
RETURN result;
```

resolution_table is of the type stdlogic_table

The function resolved (2)

```
FUNCTION resolved (s : std_ulogic_vector)

RETURN std_ulogic;
```

```
FUNCTION resolved (s : std_ulogic_vector) RETURN std_ulogic IS

VARIABLE result : std_ulogic := 'Z'; -- weakest state default

BEGIN

IF (s'LENGTH = 1) THEN

RETURN s(s'LOW);

ELSE

FOR i IN s'RANGE LOOP

-- Logic to resolve values based on a resolution table

-- (e.g., combining '0' and '1' results in 'X')

result := resolution_table(result, s(i));

END LOOP;

RETURN result;

END IF;

END FUNCTION resolved;
```

```
constant resolution_table : stdlogic_table
:= (... );
```

```
type stdlogic_table is array(STD_ULOGIC,
    STD_ULOGIC) of STD_ULOGIC;
```

```
SUBTYPE std logic IS resolved std ulogic;
```

'LOW attribute, when applied to a <u>vector</u> or an <u>array</u>, returns the <u>lowest legal index</u> of that vector or array. this attribute is particularly useful when working with arrays or vectors whose ranges might be defined using either **to** or **downto**.

Google AI Overview: vhdl resolved function body

resolution_table (1)

To use the table, find the intersection of the two driving signals.

The <u>rows</u> represent the <u>first</u> signal and the <u>columns</u> represent the <u>second</u>.

For example, to find the result of a '1' and an 'L':

Find the row for '1'.

Find the column for 'L'.

The intersection is '1'.

resolution_table (2)

the resolution_table which is of the type stdlogic_table

defines the behavior when multiple drivers attempt to <u>assign</u> different values to the same std logic signal.

VHDL *determines* the resolved value, which is particularly important for modeling <u>buses</u> and <u>tri-state logic</u>.

defined in the package body std_logic_1164 and used exclusively by the resolved function, which converts an <u>array</u> of std_ulogic <u>values</u> into a <u>single</u> std_ulogic <u>value</u>.

stdlogic_table type

type stdlogic_table is array(STD_ULOGIC, STD_ULOGIC) of STD_ULOGIC;

The table is an array of std_ulogic values indexed by std_ulogic values.

The std_ulogic type is the <u>base</u>, <u>unresolved</u>, <u>9-value logic</u> type.

Each cell in the stdlogic_table contains the <u>resolved value</u> for a specific pair of logic states.

The row and column indices correspond to the two values being resolved.

For example, the entry at resolution_table('0', 'Z') would be '0', since a strong '0' value dominates a high-impedance 'Z'.

VHDL overloading refers to the ability to define multiple subprograms (functions or procedures) or operators with the same name, provided they can be distinguished by their parameter and/or return type profiles.

This allows for more flexible and readable code, enabling the same operation or function name to be applied to different data types.

Benefits of Overloading:

Readability:

allows the use of <u>intuitive names</u> and <u>symbols</u> for operations, making the code easier to understand.

Reusability:

promotes the creation of <u>generic subprograms</u> and <u>operators</u> that can be applied to <u>different data types</u>.

Flexibility:

enables the extension of VHDL's <u>built-in functionality</u> to <u>custom data types</u>.

Considerations:

Ambiguity:

Care must be taken to ensure that overloaded subprograms or operators should be <u>distinguishable</u> by the <u>compiler</u>.

If two overloaded entities have identical <u>parameter</u> and/or <u>return</u> type profiles, it can lead to <u>ambiguity</u> errors.

Visibility and Scoping:

Standard VHDL rules for <u>visibility</u> and <u>scoping</u> apply to overloaded entities, which can sometimes <u>affect</u> how they are resolved.

Subprogram Overloading

Multiple functions or procedures can share the same name.

The VHDL <u>compiler</u> distinguishes between them based on the <u>number</u>, <u>types</u>, and <u>order</u> of their <u>parameters</u>, and for <u>functions</u>, also by their <u>return type</u>.

This allows you to create <u>generic operations</u> that work on <u>various data types</u> without needing unique names for each type-specific implementation.

Subprogram Overloading

```
-- Example of procedure overloading
procedure add(a, b: in integer; result: out integer) is
begin
    result := a + b;
end procedure add;

procedure add(a, b: in real; result: out real) is
begin
    result := a + b;
end procedure add;
```

Operator Overloading (1)

VHDL allows you to <u>redefine</u>
the behavior of <u>existing operators</u>
(like +, -, *, /, and, or, etc.) for <u>user-defined data types</u>.

This is achieved by declaring a <u>function</u> whose designator is the <u>operator symbol</u>.

Operator overloading makes code more intuitive when working with <u>custom data types</u>, as you can use familiar operator symbols instead of explicit function calls.

Operator Overloading (2)

```
-- Example of operator overloading for a custom 'bit_vector' type

function "+" (left, right: in bit_vector) return bit_vector is
    variable temp_result: bit_vector(left'range);

begin
-- Logic to perform bit-wise addition
    for i in left'range loop
        -- Simple XOR for illustration
        temp_result(i) := left(i) xor right(i);
    end loop;
    return temp_result;
end function "+";
```

Operator Overloading (3)

Function Declaration: Operator overloading is achieved by declaring a function whose <u>designator</u> is an <u>operator symbol</u>.

This function defines the specific behavior of the operator for the given operand types.

```
function "operator_symbol" (p1_name: p1_type; p2_name: p2_type) return result_type is
-- Function body defining the operator's behavior
end function "operator_symbol";
```

Existing Operators Only:

VHDL allows overloading of <u>existing predefined</u> <u>operators</u> (e.g., +, -, *, /, =, <, >, and, or, not, etc.).

It does <u>not</u> permit the <u>creation</u> of entirely <u>new</u> operator symbols.

Google AI Overview : VHDL Operator Overloading

Operator Overloading (4)

Type-Dependent Behavior:

The VHDL compiler determines which overloaded operator function to use based on the types of the operands involved in an expression.

If <u>multiple</u> *overloaded functions* exist for the same operator, the compiler <u>selects</u> the one whose parameter <u>types</u> match the <u>operand types</u>.

Enhancing Readability and Usability:

Overloading operators can make VHDL code more <u>intuitive</u> and <u>readable</u>, especially when working with complex or user-defined data types, as it allows for natural-looking expressions.

Google Al Overview : VHDL Operator Overloading

Operator Overloading (5)

Common uses include

defining <u>arithmetic operations</u>
for custom numeric types
(e.g., std_logic_vector interpreted
as unsigned or signed numbers,
often handled by packages
like ieee.numeric_std),

or defining <u>comparison operations</u> for complex data structures.

Google AI Overview : VHDL Operator Overloading

Operator Overloading (6)

Important Note:

When using overloaded operators, especially with std_logic_vector types,

it is crucial to use <u>standard</u> and <u>well-defined</u> packages like <u>ieee.numeric_std</u> for arithmetic operations,

rather than <u>non-standard</u> or <u>deprecated</u> <u>packages</u> like std_logic_unsigned or std_logic_arith.

Google AI Overview : VHDL Operator Overloading

Overloaded operators (1)

```
TYPE std ulogic IS (
                                                                                         'U', -- Uninitialized
-- common subtypes
                                                                                         'X'. - Forcing Unknown
                                                                                                                    X01
                                                                                         '0'. -- Forcing 0
                                                                                                                    X017
SUBTYPE X01 IS resolved std ulogic RANGE 'X' TO '1'; -- ('X','0','1')
                                                                                         '1', -- Forcing 1
SUBTYPE X01Z IS resolved std ulogic RANGE 'X' TO 'Z'; -- ('X','0','1','Z')
                                                                                             -- High Impedance
SUBTYPE UX01 IS resolved std ulogic RANGE 'U' TO '1'; -- ('U','X','0','1')
                                                                                         'W'. -- Weak Unknown
SUBTYPE UX01Z IS resolved std ulogic RANGE 'U' TO 'Z'; -- ('U','X','0','1','Z')
                                                                                         'L'. -- Weak 0
                                                                                         'H', -- Weak 1
                                                                                            -- Don't Care
                                                                                       );
-- overloaded logical operators
                                                                                       TYPE std ulogic IS (
                                                                                         'U', \-\-- Uninitialized
FUNCTION "and" (1: std ulogic; r: std ulogic) RETURN UX01;
                                                                                         'X',
                                                                                             - Forcing Unknown
                                                                                                                    UX01
FUNCTION "nand" (1: std ulogic; r: std ulogic) RETURN UX01;
                                                                                             -- Forcing 0
                                                                                         '0',
                                                                                                                   UX01Z
FUNCTION "or" (I: std ulogic; r: std ulogic) RETURN UX01;
                                                                                         '1', | - Forcing 1
FUNCTION "nor" (1: std ulogic; r: std ulogic) RETURN UX01;
                                                                                              - High Impedance
                                                                                         'W'. -- Weak Unknown
FUNCTION "xor" (1: std ulogic; r: std ulogic) RETURN UX01;
                                                                                         'L'. -- Weak 0
FUNCTION "xnor" (I: std ulogic; r: std ulogic) RETURN UX01;
                                                                                         'H', -- Weak 1
FUNCTION "not" (I: std ulogic ) RETURN UX01;
                                                                                            -- Don't Care
                                                                                       );
```

Overloaded operators (2)

Overloaded Operator AND (1)

```
FUNCTION "and" (I: std_ulogic; r: std_ulogic) RETURN UX01 IS
-- pragma built_in SYN_AND
-- pragma subpgm_id 184

BEGIN
--synopsys synthesis_off

RETURN and_table(I, r));
--synopsys synthesis_on

END "and";
```

Overloaded Operator AND (2)

```
-- and
```

```
FUNCTION "and" (I,r: std logic vector) RETURN std logic vector IS
  -- pragma built in SYN AND
      -- pragma subpgm id 198
  --synopsys synthesis off
  ALIAS lv: std_logic_vector (1 TO l'LENGTH) IS I;
  ALIAS rv: std_logic_vector (1 TO r'LENGTH) IS r;
  VARIABLE <a href="mailto:result">result</a> : <a href="mailto:std_logic_vector">std_logic_vector</a> ( 1 TO l'LENGTH );
  --synopsys synthesis on
BEGIN
  --synopsys synthesis_off
  IF (I'LENGTH /= r'LENGTH ) THEN
    ASSERT FALSE
    REPORT "arguments of overloaded 'and' operator " &
               "are not of the same length"
    SEVERITY FAILURE:
  FLSF.
     FOR i IN result'RANGE LOOP
       result(i) := and_table (lv(i), rv(i));
    END LOOP:
  END IF;
  RETURN result;
  --synopsys synthesis on
END "and";
```

```
FUNCTION "and" (I,r: std ulogic vector) RETURN std ulogic vector IS
  -- pragma built in SYN AND
     -- pragma subpgm id 191
  --synopsys synthesis off
  ALIAS Iv :std_ulogic_vector ( 1 TO I'LENGTH ) IS I;
  ALIAS rv: std ulogic vector (1 TO r'LENGTH) IS r;
  VARIABLE result: std ulogic vector (1 TO l'LENGTH);
  --synopsys synthesis on
BEGIN
  --synopsys synthesis_off
  IF (I'LENGTH /= r'LENGTH) THEN
    ASSERT FALSE
    REPORT "arguments of overloaded 'and' operator " &
              "are not of the same length"
    SEVERITY FAILURE:
  FLSF.
    FOR i IN result'RANGE LOOP
       result(i) := and table (lv(i), rv(i));
    END LOOP:
  END IF;
  RETURN result;
  --synopsys synthesis on
END "and";
```

Overloaded Operator AND (3)

```
-- tables for logical operations
--synopsys synthesis_off
-- truth table for "and" function
```

```
type stdlogic_table is array(STD_ULOGIC, STD_ULOGIC)
    of STD_ULOGIC;
```

https://portal.cs.umbc.edu/help/VHDL/packages/std_logic_1164.vhd

```
std_ulogic (Unresolved Logic)
std_logic (Standard Logic)
a resolved subtype of std_ulogic.
```

The subpgm_id pragma assigns a *unique identification number* to a subprogram (a procedure or function).

This is typically used by synthesis tools to <u>differentiate</u> between <u>overloaded subprograms</u> that have the <u>same name</u> but <u>different parameter types</u>.

Pragma built_in SYN_AND (1)

A pragma built_in SYN_AND command does not exist in standard VHDL and is not part of any built-in VHDL package.

It is a non-standard, vendor-specific **compiler directive** used by some *older* synthesis tools.

These "pragmas" are special comments that <u>instruct</u> the <u>synthesis</u> tool on how to <u>interpret</u> certain parts of the code.

How vendor-specific pragmas work

Pragmas like built_in SYN_AND are added as comments to a VHDL function declaration.

When the synthesis tool encounters this pragma, it <u>ignores</u> the VHDL code in the function body and <u>substitutes</u> it with a pre-optimized, "hard-wired" hardware representation of the logic.

This was done to improve synthesis run times, which were significantly slower on older toolsets.

Google AI Overview: pragma built_in SYN_AND in vhdl package

Pragma built_in SYN_AND (2)

How to implement logic in standard VHDL

Instead of using <u>vendor-specific pragmas</u>, you should write <u>standard</u>, <u>synthesizable VHDL</u>.

A synthesizer will automatically recognize the intent of the logic and produce an optimized gate-level representation.

Example: Implementing a standard AND function

A standard AND operation is a fundamental and built-in operator in VHDL that does not require a special pragma.

For boolean types, the and operator is predefined.

For std_logic and std_logic_vector types, you must use the ieee.std_logic_1164 package, which defines the and operator for these types.

Google AI Overview: pragma built_in SYN_AND in vhdl package

Bitwise AND Function (1)

how to implement a function that performs a standard bitwise AND without any special directives.

```
-- Include the standard logic package, which defines the AND operator for std_logic_vector library ieee; use ieee.std_logic_1164.all;
```

```
-- A package to hold the function

package my_logic_pkg is

-- Declare a function that performs
-- a bitwise AND on two std_logic_vectors

function bitwise_and (
    a : std_logic_vector;
    b : std_logic_vector
) return std_logic_vector;

end package my_logic_pkg;
```

Google AI Overview: pragma built_in SYN_AND in vhdl package

```
package body my logic pkg is
 function bitwise and (
  a: std logic vector;
  b: std logic vector
 ) return std logic vector is
  -- The result vector must have a defined size
  variable result : std logic vector(a'range);
 begin
  -- Iterate through the vectors and
  -- perform the AND operation
  for i in a'range loop
   result(i) := a(i) and b(i);
  end loop;
  return result:
 end function bitwise and;
end package body my logic pkg;
```

Bitwise AND Function (2)

```
-- Example usage of the function within an architecture
use work.my logic pkg.all;
entity and example is
 port (
  input a : in std logic vector(3 downto 0);
  input b : in std logic vector(3 downto 0);
  output_y : out std_logic_vector(3 downto 0)
end entity and example;
architecture RTL of and example is
begin
 -- Use the standard VHDL operator to perform the AND
 output y <= input a and input b;
 -- The function from the package can also be used,

    but is not necessary

 -- output y <= bitwise and(input a, input b);
end architecture RTL;
```

Google AI Overview: pragma built_in SYN_AND in vhdl package

Built-in operator:

The and operator in VHDL works directly on std_logic_vector types without needing a for-loop or special directives.

Function vs. direct assignment:

While you could perform the AND in a single assignment statement (e.g., Result <= A and B;), using a function is a good practice for modularity and reusability.

Vector length:

This method requires that both input vectors have the same length and index range.

If the lengths differ, VHDL will report an error.

std_logic library:

The std_logic_1164 library is required for the std_logic_vector type.

Bitwise AND Function (3)

Special pragmas are <u>not</u> necessary for optimized AND logic.

Standard VHDL operators are sufficient.

Definitions for and, or, xor, and other logical operators for std_logic and std_logic_vector types are in the ieee.std_logic_1164.all package.

Ensure portability by writing clear, standard-compliant VHDL.

This also helps with correct interpretation by modern synthesis tools.

Google AI Overview: pragma built_in SYN_AND in vhdl package

Conversion functions using numeric_std (1)

To convert std_logic_vector in VHDL, you typically use functions from the numeric_std package, which is the recommended standard for arithmetic operations. These functions allow you to convert between std_logic_vector, integer, signed, and unsigned types.

Common Conversion Functions Using numeric_std

Here are the most widely used conversion functions:

Microsoft Copilot: std_logic_vector converting functions

Conversion functions using numeric_std (2)

```
From Std_logic_vector to Numeric Types

From Numeric Types to std_logic_vector

Unsigned:

Unsigned to std_logic_vector:

unsigned_val := to_unsigned(integer_val, vector_length);

To Signed

signed_val := to_signed(integer_val, vector_length);

Signed to std_logic_vector:

std_logic_vector:

std_logic_vector:

std_logic_vector:

std_logic_vector:

std_logic_vector(signed_val);

To integer

int_val := to_integer(unsigned(std_logic_vector_val));
```

Microsoft Copilot: std_logic_vector converting functions

Pure and Impure Functions (1)

Functions can be either pure (which is <u>default</u>) or <u>impure</u>.

Pure functions always <u>return</u> the <u>same</u> value for the <u>same</u> set of <u>parameters</u>.

Impure functions may <u>return different</u> values for the <u>same</u> set of <u>parameters</u>.

Additionally, an impure function may have "side effects", like updating objects <u>outside</u> of their <u>scope</u>, which is not allowed for pure functions.

Pure and Impure Functions (2)

The function declaration can be <u>preceded</u> by an optional reserved word <u>pure</u> or <u>impure</u>, denoting the character of the function.

If the reserved word is <u>omitted</u> it is assumed by default that the function is <u>pure</u>.

The function name, which appears after the reserved word function, can be either an identifier or an operator symbol (if the function specifies the operator).

Specification of new functions for existing operators is allowed in VHDL and is called operator overloading.

 $https://peterfab.com/ref/vhdl/vhdl_renerta/mobile/source/vhd00032.htm$

Pure and Impure Functions (2)

a pure function always returns the same output for the same input and has no side effects,

an impure function may access or modify external signals or variables, making its behavior potentially non-deterministic.

Pure Functions

A pure function in VHDL is deterministic and side-effect-free.

It adheres to these rules:

- only uses its input parameters to compute the result.
- cannot read or write to signals or variables outside its scope.
- always returns the <u>same result</u> for the <u>same input values</u>.
- can be used in constant declarations, concurrent statements, and synthesis.

```
function add(a, b: integer) return integer is
begin
return a + b;
end function;
```

Impure Functions

An impure function may read from or write to objects <u>outside</u> its <u>parameter</u> list.

- declared with the impure keyword:
- van access signals, variables, or files not passed as parameters.
- may produce <u>different results</u> for the <u>same inputs</u>
- typically used in testbenches, file I/O, or random number generation.
- <u>not synthesizable</u> in most cases.

```
impure function read_signal return integer is
begin
  return some_signal; -- Accesses external signal
end function;
```

Pure and Impure Functions (2)

Feature	Pure Function	Impure Function
Access external data	No	Yes
Deterministic	Yes	Not guaranteed
Synthesis-friendly	Usually	Rarely
Use in constants	Yes	No
Side effects	None	Possible (e.g., file I/O, signal read)

References

- [1] http://en.wikipedia.org/
- [2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
- [7] VHDL Tutorial VHDL onlinewww.vhdl-online.de/tutorial/